ARM: dts: msm: Add usb3-u1u2-disable for msm-4.19 targets
U1 and U2 are intermediate low power states. To avoid any instability issues during bus reset (initiaited by host), we are disabling U1 and U2 by default. Change-Id: I20757cc1e1bb8fd95befd575fc68012fbc8dcfe9
This commit is contained in:
1 parent
4fec22d1b7
commit
fe7fec2dd5
3 files changed
+3
No files matched your search
@@ -88,6 +88,7 @@
|
||||
snps,dis_enblslpm_quirk;
|
||||
snps,has-lpm-erratum;
|
||||
snps,hird-threshold = /bits/ 8 <0x10>;
|
||||
snps,usb3-u1u2-disable;
|
||||
snps,usb3_lpm_capable;
|
||||
usb-core-id = <0>;
|
||||
maximum-speed = "super-speed";
|
||||
|
||||
@@ -89,6 +89,7 @@
|
||||
snps,disable-clk-gating;
|
||||
snps,has-lpm-erratum;
|
||||
snps,hird-threshold = /bits/ 8 <0x10>;
|
||||
snps,usb3-u1u2-disable;
|
||||
snps,usb3_lpm_capable;
|
||||
usb-core-id = <0>;
|
||||
maximum-speed = "super-speed";
|
||||
|
||||
@@ -88,6 +88,7 @@
|
||||
snps,dis_enblslpm_quirk;
|
||||
snps,has-lpm-erratum;
|
||||
snps,hird-threshold = /bits/ 8 <0x10>;
|
||||
snps,usb3-u1u2-disable;
|
||||
snps,usb3_lpm_capable;
|
||||
usb-core-id = <0>;
|
||||
maximum-speed = "super-speed";
|
||||
|
||||
Reference in new issue
Block a user